



# 10G PON Chipset

## System Package 1.20.1

for  
10G PON Chipset PRX120  
10G PON Chipset PRX126  
10G PON Chipset PRX321

## Release Notes

MaxLinear Confidential

Revision 1.0, 2023-09-13  
Reference ID 621014

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)

## Legal Notice

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this document. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

EXCEPT AS OTHERWISE PROVIDED EXPRESSLY IN WRITING BY MAXLINEAR, AND TO THE MAXIMUM EXTENT PERMITTED BY LAW: (A) THE MAXLINEAR PRODUCTS ARE PROVIDED ON AN "AS IS" BASIS WITHOUT REPRESENTATIONS OR WARRANTIES OF ANY KIND, INCLUDING WITHOUT LIMITATION ANY IMPLIED OR STATUTORY WARRANTIES AND ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, OR TITLE; AND (B) MAXLINEAR DOES NOT GUARANTEE THAT THE PRODUCTS WILL BE FREE OF ERRORS OR DEFECTS. MAXLINEAR PRODUCTS SHOULD NOT BE USED IN ANY EMERGENCY, SECURITY, MILITARY, LIFE-SAVING, OR OTHER CRITICAL USE CASE WHERE A FAILURE OR MALFUNCTION COULD CAUSE PERSONAL INJURY OR DEATH, OR DAMAGE TO OR LOSS OF PROPERTY. USERS ASSUME ALL RISK FOR USING THE MAXLINEAR PRODUCTS IN SUCH USE CASE. CUSTOMERS AND USERS ARE SOLELY RESPONSIBLE FOR USING THEIR OWN SKILL AND JUDGMENT TO DETERMINE WHETHER MAXLINEAR PRODUCTS ARE SUITABLE FOR THE INTENDED USE CASE.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, any other MaxLinear trademarks (including but not limited to MxL, Full-Spectrum Capture, FSC, AirPHY, Puma, AnyWAN, VectorBoost, MXL WARE, and Panther), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved.

All third-party products, company names and logos are trademarks™ or registered® trademarks and remain the property of their respective holders/owners. Use of such marks does not imply any affiliation with, sponsorship or endorsement by the owners/holders of such trademarks. All references by MaxLinear to third party trademarks are intended to constitute nominative fair use under applicable trademark laws.

The URLs provided are for informational purposes only; they do not constitute an endorsement or an approval by MaxLinear of any of the products or services of the corporation or organization or individual. MaxLinear bears no responsibility for the accuracy, legality or content of the external site or for that of subsequent links. Contact the external site for answers to questions regarding its content.

© 2023 MaxLinear, Inc. All rights reserved.

MaxLinear, Inc.  
5966 La Place Court, Suite 100  
Carlsbad, CA 92008  
Tel.: +1 (760) 692-0711  
Fax: +1 (760) 444-8598  
www.maxlinear.com

**Revision History**

**Current:** Revision 1.0, 2023-09-13

**Previous:** None

Page	Initial release

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)

## Third-Party Trademark and Registered Trademark Declarations

Aquantia®	Aquantia is a trademark of Marvell or its affiliates.
Atheros®	Atheros is a trademark of Qualcomm Atheros Inc., a subsidiary of Qualcomm Incorporated.
Cisco®	Cisco is a registered trademark or trademark of Cisco Systems, Inc. and/or its affiliates in the United States and certain other countries. A list of other Cisco marks is available at <a href="https://www.cisco.com/c/en/us/about/legal/trademarks.html">https://www.cisco.com/c/en/us/about/legal/trademarks.html</a> .
Intel®	Intel and the Intel logo are trademarks of Intel Corporation or its subsidiaries.
ITU-T®	ITU-T is a registered trademark of the ITU, a specialized agency of the United Nations.
Linux®	Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries.
MACOM®	MACOM, M/A-COM, MACOM Technology Solutions, MACOM Tech, Partners in RF & Microwave, Partners from RF to Light and related logos are trademarks of MACOM Technology Solutions Holdings, Inc.
Marvell®	Marvell and the Marvell logo are trademarks of Marvell or its affiliates. Visit <a href="https://www.marvell.com/company/trademarks.html">https://www.marvell.com/company/trademarks.html</a> for a list of Marvell trademarks.
OpenWrt®	The OpenWrt trademark is a registered United States trademark of Software Freedom Conservancy (SFC), managed by the OpenWrt project.
Realtek®	Realtek is a trademark of Realtek Semiconductor Corporation.
Semtech®	Semtech® mark and logo, LoRa® mark and logo, and variants thereof, and other trademarks used by Semtech are registered or unregistered trademarks of Semtech and/or its affiliates.
Source Photonics®	Source Photonics is a registered trademark of Source Photonics, Inc.
Spirent TestCenter®	Spirent, Spirent TestCenter, and the Spirent logo are trademarks or registered trademarks of Spirent Communications plc.
Vitesse®	Vitesse is a registered trademark of Microchip in the U.S.A. and other countries.

All other trademarks or registered trademarks are the property of their respective holders/owners.

## Preface

This document gives an overview of the supported features, latest changes, and open issues for the 10G PON Chipset System Package 1.20.1, where “1.20.1” is a label for the feature set described in [Chapter 4](#).

[Table 2](#) lists the components of the system package, which is released for the devices listed under “Hardware Components”.

There will be future functional and security updates of the 10G PON Chipset System Package.

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)

## 1 Delivery Content

**Table 1** lists the contents of the 621015\_UGW-9.x\_master-10GPON-1.20.1-SW-CD\_Rev1.0.zip file.

**Table 1** Contents

Item	Filename
Installation Script File	install.sh
License File	MaxLinear-UGW-SLA
Readme File	README

The zip file is available at [maxlinear.com/mymxl](https://maxlinear.com/mymxl).

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)

## 2 New Features

The SDK 1.20.1 provides these new features:

- OMCI Warmstart
- Power optimization for SFU 10G/10G applications
- Integration of additional 10G PHY (Realtek RTL8261)
- ITU-T G.989 NG-PON2
- OpenWrt updated to version 22.03

**Chapter 5** lists the improvements and bug fixes.

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)

### 3 Components and Module Versions

This chapter enumerates the components that belong to the system package. These components are available via your local technical support or sales team.

**Table 2 Components of the 10G PON Chipset System Package 1.20.1**

Component Type	Version	Comment
<b>Hardware Components</b>		
PRX120	PRX120B0BC PRX120B1BC PRX120B2BC	Refer to [1]
PRX126	PRX126B0BI PRX126B1BI PRX126B2BI	Refer to [2], [8]
PRX321	PRX321B0BI PRX321B1BI PRX321B2BI	Refer to [3], [7]
<b>Software Components (only the major functional components are listed)</b>		
Software Package Version	1.20.1	This SDK patch is based on OpenWrt/LEDE.
OpenWRT/LEDE	22.03	Linux distribution for embedded devices
Linux Kernel Version	4.9.337	–
Cross Compiler GCC	11.2.0	–
UBOOT	2016.07 / 3.1.272	Boot loader
PON Subsystem	1.20.5	PON subsystem version
PON FAPI Library	1.24.4.0	PON subsystem functional API
PON Adapter Library	1.16.2	Interface layer between OMCI stack and PON FAPI
PON Mailbox Driver	1.22.3	Interface handler between PON FAPI and PON firmware
PON Multicast Driver	1.12.1	Kernel and user API multicast control driver
PON Network Library	1.20.6	PON subsystem network API
PON Image Library	2.3.2	PON image upgrade library
PON Tools	1.9.0	PON subsystem tools
PON ToD Daemon	1.4.1	–
OMCI Stack	8.17.6	ITU PON ONU management stack
Voice TAPI	4.26.0.0	–
Datapath Manager	1.0.0.168	–
KPI2UDP	3.6.0.0	–
SFP I2C Slave Driver	1.2.1	–
PON EEPROM Library	3.6.0	SFP EEPROM interface layer
IFXOS Library	1.7.2	–
CLI Library	2.9.0	Command line interface for debugging
PRX321/PRX120 GPHY Firmware	879D <sub>H</sub>	B0 firmware for the integrated Ethernet PHY module



**Components and Module Versions**

**Table 2** Components of the 10G PON Chipset System Package 1.20.1 (cont'd)

<b>Component Type</b>	<b>Version</b>	<b>Comment</b>
PON Firmware	3.24.0.3.24 3.24.1.3.24	XGS-PON firmware for the integrated PON TC module G-PON firmware for the integrated PON TC module
PPv4 QoS Firmware	1.4.32	Firmware for the integrated QoS module
SFP Two-Wire Slave Firmware	1.0.2.1.24	Firmware for the integrated SFP two-wire slave module
<b>Documentation</b>		
10G PON Chipset	–	Refer to the documents in the <a href="#">Literature References</a> section.

**Positron Access**  
**Martin Brouillard**  
**mbrouillard@positronaccess.com**  
**Sep 13, 2023 03:18PM (GMT+00:00)**

## 4 Software and Firmware Features

This chapter describes the software and firmware features of 10G PON Chipset System Package 1.20.1.

### 4.1 Supported Features

**Table 3** lists the features contained in the software and firmware release.

The features are marked as either:

- D: Developed, but not fully tested.
- Y: Supported, that is, both developed and tested.
- N: Not supported.

This release does not cover any features described in the user documentation and contained in the delivered source code that are not marked or mentioned in this list.

This system package passed applicable BBF 247 issue 4 test cases for profiles A to F. The tests were performed with eOLT-GPON/XGS-PON equipment and test sets from MT2, as used by BBF certified test labs.

The traffic tests were performed with different OLTs.

This boot mode was used for the verification:

- Linux: External serial EEPROM/flash via Quad Serial Peripheral Interface (QSPI)

**Table 3 Supported Features**

Feature	Supp.	Restrictions/Comments
<b>PON Operation Modes</b>		
ITU-T G.984	Y	G-PON
ITU-T G.987	Y	XG-PON
ITU-T G.9807	Y	XGS-PON
ITU-T G.989	Y	NG-PON2, not including TDWM performance counters
<b>PON Interoperability</b>		
BBF TP-24714	Y	Profiles A, B, C, D, E, F
<b>Non PON Operation Modes</b>		
Active Ethernet	D	–
<b>ONU Management</b>		
OMCI Stack	Y (SLA)	Test stack included, production solution depends on customer-specific requirements (IOP).
OMCI Warmstart	Y	
OLT Provisioning of UNI Interface	N	–
IP Host Managed Entity	Y	Multiple host instances supported.
OMCI Mutual Authentication	Y	–
<b>Packet Processing</b>		
Direct Forwarding	Y	GEM port - UNI interface forwarding without bridging.
TPID Translation	Y	Limited to 4 TPIDs
Upstream Untagged Frame Add Default VLAN Tag	Y	BBF-247 scope

**Software and Firmware Features**
**Table 3 Supported Features (cont'd)**

<b>Feature</b>	<b>Supp.</b>	<b>Restrictions/Comments</b>
Upstream Tagged Frame: One/Two/Ptag VLAN Tag Translation	Y	BBF-247 scope
Downstream Processing: Untagged Pass	N	–
Downstream Processing: Tagged Frame Translation/removal	Y	BBF-247 scope
Service Classification: ethertype+vlan+pbit	Y	BBF-247 scope
L2 Switching	Y	Unicast, multicast, and broadcast
L2 Learning/Aging	Y	With learning limitation per MAC bridge port.
L2 Performance Counter	Y	Per ingress and egress UNI/GEM port
Priority Processing	Y	Downstream and upstream PCP based queuing.
Color Marking	Y	Ingress and egress color marking as defined in traffic descriptor ME.
Standard Traffic Management	Y	Strict priority
Standard Traffic Management	Y	WRR scheduling
Standard Traffic Management	Y	Dual-token bucket shaping
Hierarchical Scheduling	Y	64 queues WRR, hierarchical
Hierarchical Scheduling	N	Hierarchical, color-aware scheduling in combination with shaping.
Buffer Reservation	Y	Buffer reservation and traffic isolation per queue, egress port.
IP Passthrough	Y	IPv4 and IPv6 packet forwarding
LAN MACsec	Y	Linux API
Dual UNI Support	Y	BBF-247 scope
<b>IGMP / Multicast</b>		
Filter Multicast Streams Viewed by Subscribers Supported on the SFP Based on the Destination IP Address or the Source IP and Destination IP Address (SSM)	Y	–
Downstream Multicast Traffic with VLAN VID Translation	Y	BBF-247 scope
IGMP Messages Transferable to the OLT with Unicast Rules without Trapping to CPU	D	–
Trap IGMP Messages to CPU for Snooping	Y	–
1024 Dynamic Access Control List (DACL) Entries	Y	–
Broadcast GEM Port for Downstream Broadcast and Multicast Frames Arriving at the Network Facing Interface and Forward Based on the VID to UNI Port with VLAN Action	Y	BBF-247 scope
<b>Downstream QoS</b>		
DS UNI Port Supports Strict Priority Scheduling (8 Queue Model)	Y	–

**Software and Firmware Features**
**Table 3 Supported Features (cont'd)**

<b>Feature</b>	<b>Supp.</b>	<b>Restrictions/Comments</b>
DS QoS Mapping Based on Outer CVLAN Tag Pbit	Y	–
DS QoS Mapping Based on Pbit before VLAN Operation	Y	–
DS QoS Mapping Based on Downstream Queue Pointer from the GEM Port	Y	BBF-247 scope
<b>Upstream QoS</b>		
PON Side Upstream Strict Priority Scheduling (8 Queue Model)	Y	–
Multiple GEM Port and Multiple Queue Configuration Support within One TCONT	Y	–
Upstream Queue Sharing and Non Sharing Case; specifically, Multiple GEM Ports Able to Map to One Single Queue	Y	–
Upstream GEM Sharing and Non Sharing Case	Y	–
Pbit Translation and dscp-to-pbit Translation	Y	–
Single GEM Port with Multiple Queues	Y	–
<b>CPU QoS</b>		
CPU QoS	Y	8 ingress CPU queues for CPU traffic
<b>PON IP</b>		
PLOAM Firmware	Y	–
AES Encryption and Decryption	Y	AES-128, upstream and downstream
FEC Support	Y	Upstream and downstream
Alarm and Performance Monitoring	Y	–
PON Power Saving Modes	D	Doze, cyclic, and watchful sleep
DBA Status Reporting	Y	–
Disable/Enable Dying Gasp	Y	–
Credential Update without Reboot	Y	–
PRBS Generator/Checker	Y	–
<b>Optical Interface</b>		
Optical Module Interface	Y	Connects to and controls the SFP-based optics or PMD devices for BOSA on board.
Two-Wire Master Interface (I <sup>2</sup> C)	Y	Controls the optical module's or PMD's serial control bus.
Two-Wire Slave Interface (I <sup>2</sup> C)	Y	DDMI support for external host
Two-Wire Bridge Mode (I <sup>2</sup> C)	D	PMD calibration support
External Calibration of Optical Interfaces	Y	–
<b>Time Synchronization</b>		
<b>SyncE SerDes</b>		
G.8261 Timing and Synchronization Aspects in Packet Networks	Y	Supported except long-term hold over

**Software and Firmware Features**
**Table 3 Supported Features (cont'd)**

<b>Feature</b>	<b>Supp.</b>	<b>Restrictions/Comments</b>
G.8262 Wander Generation Limits	Y	For ITU-T G.984, ITU-T G.987, ITU-T G.9807 towards LAN UNI
G.8262 Wander and Jitter Tolerance	Y	–
G.8262 Jitter Generation Limits	Y	–
G.8262 Short Term Transient Response	Y	Optical loss for 15 s, phase error less than 1 $\mu$ s.
G.8262 Long Term Hold Over	N	Not required for SFP. Requires external TCXO.
G.8263 Packet Based Equipment Clock	N	Not planned, but hardware ready.
G.8264 ESMC Generation	N	SyncE Status is supported.
<b>SyncE GPHY</b>		
G.8261 Timing and Synchronization Aspects in Packet Networks	Y	Supported except long term hold over
G.8262 Wander Generation Limits	Y	For ITU-T G.984, ITU-T G.987, ITU-T G.9807 towards LAN UNI
G.8262 Wander and Jitter Tolerance	Y	–
G.8262 Jitter Generation Limits	Y	–
G.8262 Short Term Transient Response	Y	Optical Loss for 15 s, phase error less than 1 $\mu$ s.
G.8262 Long Term Hold Over	N	Not required for SFP. Requires external TCXO.
G.8263 Packet Based Equipment Clock	N	Not planned, but hardware ready.
G.8264 ESMC Generation	N	SyncE status is supported.
<b>PTP V2</b>		
PTP over SerDes	Y	Ethernet, UDP
PTP over Internal GPHY	Y	Ethernet, UDP
PTP Support on Dual Ethernet Ports	Y	–
PTP Driver Support for 1- and 2-Step Modes	Y	SYNC and DELAY_REQ packets with correct time stamp format.
/dev/ptp Devices	Y	PTP kernel API for clock control verified.
PTP Packet Rate	Y	16 and 128 packets/sec rates tests pass. No missing packets seen by Paragon-X.
PON-to-LAN PTP Clock Sync with phc2sys	Y	–
Linux PTP	Y	Version 2.0 with all MaxLinear patches
G.8273.2 Class A and Class B Compliance	Y	–
G.8273.2 MOOC	Y	–
G.8275.1 Telecom Profiles Compliance	Y	–
G.8271.1 Network Limits for Time Synchronization in Packet Networks	N	Hardware ready
Linux PTP Startup Scripts	Y	–
<b>1PPS/ToD</b>		
1PPS Output	Y	–
Configurable Periodic Output PPS	Y	–
ToD Output Multiplexer	Y	–

**Table 3 Supported Features (cont'd)**

<b>Feature</b>	<b>Supp.</b>	<b>Restrictions/Comments</b>
NMEA ToD	Y	GPZDA, GPZDG
G.8271 ToD	Y	–
<b>Type B Protection Optical Loss - for less than 100 ms</b>		
G.8262 Short Term Transient Response	Y	–
PLOAM State Machine	Y	–
<b>Rogue ONU</b>		
Rogue ONU	Y	–
Rogue ONU Auto-Detection	Y	Based on TX_FAULT signal from PMD
Rogue ONU Broadcast PLOAM Shutdown	Y	Laser disable or reboot
Rogue ONU Test Trigger	Y	–
<b>FTTdp</b>		
G.int Support	N	–
<b>OAM</b>		
OAM Support	Y	Kernel space API only
<b>LCT</b>		
LCT Local Craft Terminal	Y	–
<b>Voice</b>		
TAPI Demo	N	Available on request
TAPI Driver	Y	–
<b>UBOOT</b>		
MDIO Control for External PHY	Y	–

Positron Access  
 Martin Brouillard  
 mbrouillard@positronaccess.com  
 Sep 13, 2023 03:18PM (GMT+00:00)

## 4.2 PON Transceivers

**Table 4** lists the PON transceivers used in testing with the MaxLinear SFU reference board 10G PON Development Kit EASY PRX321 REF BOARD.

**Table 4 PON Transceivers**

Mode	Vendor	Model
XGS-PON	Superson	SOGX2699-PSGA
G-PON	Municom	MUN-SFP-GPON-ONUB-B34-20-DDK

The MaxLinear SFP+ reference board 10G PON Development Kit EASY PRX126 REF BOARD V1.3 is equipped with these devices:

- MACOM M2180 PMD
- Source Photonics 10G EPON ONU BOSA (XGS-PON)

The MaxLinear SFP+ reference board 10G PON Development Kit EASY PRX126 REF BOARD V2.2 is equipped with these devices:

- Semtech GN28L96 PMD
- EZconn 10G 1270 nm / 1577 nm APD-TIA ONU BOSA, Model: EBS566272-B3216

## 4.3 10G Ethernet PHYs

**Table 5** lists the 10G Ethernet PHYs used in testing with the MaxLinear SFU reference board 10G PON Development Kit EASY PRX321 REF BOARD.

**Table 5 10G Ethernet PHYs**

Mode	Vendor	Model
10G	Marvell	AQR107
10G	Marvell	AQR113
10G	Realtek	RTL8261

Positron Access  
 Martin Brouillard  
 mbrouillard@positronaccess.com  
 Sep 13, 2023 03:18PM (GMT+00:00)

## 5 Changes

For a full list of the changes, refer to the detailed ChangeLog files, which are part of the component packages.

**Table 6 Bug Fixes**

Issue	Description
PONRTSYS-11901	lantiq-vmb.c did not compile with GCC 11
PONRTSYS-11948	Missing padding for short frames in VLAN pop scenarios
PONRTSYS-12182	EIP123 Linux kernel driver license was changed to GPL
PONRTSYS-12618	ptp4l reported short SO_TIMESTAMPING message
PONRTSYS-12732	USXGMII 10G PHY 100M/2.5G mode failed
PONRTSYS-12743	SDK 1.20.0 did not build on a standalone system
PONRTSYS-12844	No GEM ports existed after VLAN delete/add and admin state down/up
PONRTSYS-12846	Active Ethernet mode using WAN interface in 1G and 10G mode showed frame loss from internal GPHY to WAN
PONRTSYS-12884	BBF-247 tests failed due to incorrect LCT handling
PONRTSYS-12914	Decoding of IGMP was unsupported in tcpdump-mini

**Table 7 Changes**

Issue	Description
PONRTSYS-11734	Updated procd patches to provide same ubus interface as the UGW fwupgrade daemon
PONRTSYS-11753	Added Test Pattern Receiver and Checker per TWDM Wavelength
PONRTSYS-4443	Used new safeclib in pon components
PONRTSYS-8135	Added support for VLAN forwarding using extVLAN BP reassign action
PONRTSYS-11284	Moved LCT handling to user space
PONRTSYS-11753	Updated Test Pattern Receiver and Checker per TWDM Wavelength
PONRTSYS-11936	Enhanced PRBS with a parameter to select the wavelength
PONRTSYS-12360	Added default interface mode detection in the Aquantia driver
PONRTSYS-12461	Added detection for the OLT type. This information is passed to the PON firmware
PONRTSYS-12464	
PONRTSYS-12465	
PONRTSYS-12531	Modified the Data Path Manager to export the queue flush restore flag
PONRTSYS-12749	Disabled MACsec functionality by default (can be enabled via DTS setting)
PONRTSYS-12963	OMCI - Avoided T-CONT blocking during re-configuration



### 5.1 U-Boot Must Match Linux

The software image built with this SDK must be used together with a U-Boot version 2016.07-INTEL-v-3.1.210 or later, and its corresponding U-Boot environment.

### 5.2 Signaling of LOS on SFP+

The LOS condition is propagated from WAN to LAN port.

*Note: For 1588/SyncE measurements with Paragon-X, the SFP+ ONU must be connected to an OLT to avoid LOS signaling. This is a known issue of the Paragon software.*

### 5.3 1PPS Output Signal on SFP+

By default, the 1PPS output signal to SFP+ pin 9 is disabled in the DTS.

It is enabled in the DTS or with this PON CLI command:

```
$ pon pin_config_set 1 2
```

or with the respective PON library function.

### 5.4 Access via Telnet Is Not Supported

Local access via Telnet to the Linux command line is no longer supported for system security. Use SSH instead.

### 5.5 Signal Configuration of OPT\_TX\_EN and OPT\_PUP\_EN

The description of the configuration is incorrect in the Programmer's Guide documentation [6]. Table 8 shows the correct description.

**Table 8 Optical Configuration Values**

Group	Option	Unit	Range	Default	Notes	
<b>Common Settings</b>						
common	tx_en_mode	–	0 <sub>H</sub>	<b>AUTO</b> Automatic level detection	0	This selects the polarity of the OPT_TXEN signal. The automatic mode is recommended.
			1 <sub>H</sub>	<b>LOW</b> Active high output level		
3 <sub>H</sub>			<b>HIGH</b> Active low output level			
	tx_pup_mode	–	1 <sub>H</sub>	<b>LOW</b> Active low output level	0	This selects the polarity of the OPT_TX_PUP signal.
			3 <sub>H</sub>	<b>HIGH</b> Active high output level		

## 5.6 WAN SerDes Test Function

The debug function to send an optical test signal for eye measurements was enhanced to cover multiple transmit wavelength channels. This is needed to support NG-PON2 systems.

The CLI function `pon debug_test_pattern_enable` has been enhanced by a second parameter to select the wavelength channel.

```
# pon debug_test_pattern_enable
Long Form: debug_test_pattern_enable
Short Form: dtpe
```

Input Parameter

```
- enum serdes_test_mode test_mode
  SERDES_TEST_MODE_RX = 1
  SERDES_TEST_MODE_TX_LOOP_TIMED = 2
  SERDES_TEST_MODE_TX_LOCAL_TIMED = 3
  SERDES_TEST_MODE_TX_RX = 4
  SERDES_TEST_MODE_TX_TO_RX_LOOP = 5
  SERDES_TEST_MODE_RX_TO_TX_LOOP_PMD = 6
  SERDES_TEST_MODE_RX_TO_TX_LOOP_PON = 7
- uint8_t wl_ch_id
```

For NG-PON2 applications, the valid selection depends on the optical transceiver. For example, if the transceiver offers four wavelength channels, the channels can be selected as 0, 1, 2, or 3.

For PON technologies other than NG-PON2, set `wl_ch_id = 0`.

Positron Access  
 Martin Brouillard  
 mbrouillard@positronaccess.com  
 Sep 13, 2023 03:18PM (GMT+00:00)

## 6 Open Issues

**Table 9** lists the currently open high priority issues of 10G PON Chipset System Package 1.20.1.

**Table 9 Open Issues**

Issue	Description	Status
PONRTSYS-10675	Occasionally there is no traffic after fiber re-connect under traffic	No fix planned
PONRTSYS-11849	The internal 2.5G Ethernet PHY does not go down when LAN interface is down	In progress
PONRTSYS-11948	Missing padding for short frames in VLAN pop scenarios	Fixed
PONRTSYS-11961	The 2.5G Ethernet link/ping in U-Boot only works after cable reconnect against Cisco switch	In progress
PONRTSYS-12182	EIP123 Linux kernel driver license change to GPL	Fixed
PONRTSYS-12327	Secure TRNG returns identical values	In progress
PONRTSYS-12736	USXGMII initialization in U-Boot fails	In progress
PONRTSYS-12739	OMCI action event fails sometimes with timeout	In progress
PONRTSYS-13011	USXGMII/XFI mode fails in 2.5G for AQR113C with Cisco Catalyst 3560CX-8XPD-S	In progress
PONRTSYS-13022	Segmentation fault in logread (write to 0) (OpenWrt limitation)	No fix planned
PONRTSYS-13024	An unexpected error message is displayed during service deactivation on a specific OLT: ERR in vlan_flow_del():131 - pon_net_rtnl_bridge_learning_set() failed with -1	In progress

Positron Access  
 Martin Brouillard  
 mbrouillard@positronaccess.com  
 Sep 13, 2023 03:18PM (GMT+00:00)

## 7 Known Restrictions

**Table 10** lists the currently known restrictions of 10G PON Chipset System Package 1.20.1.

**Table 10 Known Restrictions**

Functionality	Remark
<b>Ethernet PHY</b>	
In 2.5GBASE-T mode, a Bit Error Ratio (BER) exceeding IEEE 802.3 limits is sometimes observed for loop length above 80 m with Cat5e cables.	–
1000BASE-T EEE IOP issues against Marvell 88E1543, Vitesse VSC7428, Intel Ethernet Connection I219-LM, Atheros AR8151/8165/8171, Realtek RTL8218, RTL8370M, and RTL8376.	A low rate packet loss was observed on a few link-ups. Most of the failures are in DUT slave mode and at 100 m.
2.5GBASE-T EEE IOP issues against Aquantia AQC412, AQC113, and Marvell 88X3340 after testing with Spirent TestCenter.	Low rate packet loss and links drop were observed. 2.5GbE EEE support is disabled by default.
<b>QoS</b>	
QoS Buffer Reservation feature does not work in XGS-PON.	The effect is only visible when the number of queues dimensioned for 10G traffic is larger than 19. Configurations with two T-CONTs of eight queues each or multiple T-CONTs of one queue each are not affected. Improvements are under investigation. Refer to <a href="#">[10]</a> .
<b>PON</b>	
The pon_lib and pon_net_lib functions must be called from a single thread only. The implementation is not thread safe.	–
An OMCI software downgrade from SYS_1.19.x to SYS_1.18.x only works if SYS_1.18.x was installed initially.	If SYS_1.19.x was installed with a factory reset (such as an update from U-Boot), downgrading to SYS_1.18.x does not work.
<b>Build Process</b>	
The build process includes a step to select the target model to be built. This is handled through a script that is called: <code>./scripts/ltq_change_environment.sh switch</code> and selects multiple numerical options of which one must be numerically selected.	Do not use a selection in the range from 4 to 37 (individual debug model), use 3 instead (to build all debug models).

**Literature References**

- [1] 10G PON Chipset PRX120 Data Sheet Rev. 2.5
- [2] 10G PON Chipset PRX126 Data Sheet Rev. 3.6
- [3] 10G PON Chipset PRX321 Data Sheet Rev. 3.5
- [4] 10G PON Chipset System Overview Rev. 3.0
- [5] 10G PON Chipset 10G PON Subsystem Software Overview Rev. 2.0
- [6] 10G PON Subsystem Programmer's Guide Rev. 2.4
- [7] 10G PON Development Kit EASY PRX321 REF BOARD V1.10.2 HW6.1.02 Hardware Design Guide Rev. 1.2
- [8] 10G PON Chipset PRX126 Design Considerations Application Note Rev. 1.1
- [9] 10G PON Chipset PRX126 SFP+ Thermal Design Guidelines Application Note Rev. 1.0
- [10] 10G PON Chipset Packet Buffer Application Note Rev. 1.0

**Attention: Refer to the latest revision of the documents.**

Positron Access  
Martin Brouillard  
mbrouillard@positronaccess.com  
Sep 13, 2023 03:18PM (GMT+00:00)